Part Number Hot Search : 
TL431B OA180 EM685FP UGF3MB 00BGXI KBPC1502 KBPC1502 C32MX4XX
Product Description
Full Text Search
 

To Download MB90092 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 FUJITSU SEMICONDUCTOR DATA SHEET
DS04-28824-1E
ASSP
CMOS
for Screen Display Control
ON-Screen Display Controller (OSDC-360)
MB90092
s DESCRIPTION
The MB90092 is the display controller for displaying text and graphics on the TV screen. The MB90092 incorporates display memory (VRAM), a font memory interface, and a video signal generator, allowing text and graphics to be displayed in conjunction with a small number of external components. The MB90092 can provide two screens, called the main screen and the sub-screen, either independently or overlayed one on top of the other. The main screen consists of 24 characters by 12 lines and allows data to be set for each character. The sub-screen consists of 24 characters by 12 lines or up to 32 characters by 16 lines. Data can be set either for each line in the former configuration or collectively for the entire screen in the latter configuration. The characters supported by the MB90092 are the normal characters made up of 24 by 32 dots and the 8 x 32-dot graphic characters that can be displayed in any of eight different colors in character units. If filled with only graphic characters, the main screen is 192 (horizontal) x 384 (vertical) dots. In the same case, the sub-screen is 192 (horizontal) x 384 (vertical) dots, or 256 (horizontal) x 512 (vertical) dots. (The actual display screen depends on the dot clock frequency in the horizontal direction and on the number of rasters of the television system in the vertical direction.) The MB90092 uses RAM as font memory, enabling free graphics display. The MB90092 can use up to 16384 types of characters including normal and graphic characters in total. It can control up to 16M bits of external font memory. For output of video signals, the MB90092 has the composite video signal, Y/C-separated video signal, and RGB digital output pins. The MB90092 also has video signal input pins, allowing superimpose display over either composite video signals and Y/C-separated video signals.
s PACKAGE
80-pin Plastic QFP
(FPT-80P-M06)
MB90092
s FEATURES
Main Screen Display * Screen display capacity: 24 characters x 12 lines (up to 288 characters) * Character sizes: Standard, double width, double height, double width x double height, quadruple width x double height (Setting possible for each line) * Display position control: Horizontal display start position: Set in 1/3-character units Vertical display start position: Set in raster units Line spacing control: Set in raster units (0 to 15 rasters) * Display priority control: Capable of controlling display priority over the sub-screen (for each line) * Normal mode display * Normal character exclusive display mode: Screen capacity: Character types: * Character display: Character dot configuration: Character color: Character background color: Display mode: * Extended graphics mode display * Mode for displaying individually selected, normal and graphic characters mixed: Screen capacity: 24 characters x 12 lines (up to 288 characters) 192 horizontal dots x 384 vertical dots (entire screen) Character types: 16384 different characters (16 M addresses) * Normal character display: Character dot configuration: 24 horizontal dots x 32 vertical dots Character color: 8 colors (for each character) x 4 phases (for each line) Line background color: 8 colors (for each line) Display mode: Selectable from among the pattern background/ solid-fill background/no background modes Shaded background display available (set for each character) * Graphic character display:Character dot configuration: 8 horizontal dots x 32 vertical dots Character color: 8 colors (for each dot) x 4 phases (for each character) Sub-Screen Display Screen display position: Settable horizontally and vertically in 2-dot units * Normal screen mode 32 characters x 12 lines (up to 384 characters) 256 horizontal dots x 384 vertical dots (graphics characters only) (The actual display screen depends on the television system and dot clock frequency. Normal character/graphic character display selectable for each line (Header display character code is specified for each line.) Character string length: Selectable from among 1, 2, 4, 8, 16, 24, and 32 digits * Normal character display: Character dot configuration: 24 horizontal dots x 32 vertical dots Character color: 8 colors (for each line) Pattern background color: 8 colors (entire screen) * Graphic character display:Character dot configuration: 8 horizontal dots x 32 vertical dots Character color: 8 colors (for each dot) x 4 phases (for each line) Screen capacity: 2 24 characters x 12 lines (up to 288 characters) 8192 different characters (8 M addresses) 24 x 32 dots (per character) 8 colors (for each character) x 4 phases (for each line) 8 colors (for each character) Selectable from among the pattern background/ solid-fill backgroundor/no background modes
MB90092
* Full-screen mode 32 characters x 16 lines (up to 512 characters) 256 horizontal dots x 512 vertical dots (The actual display screen depends on the television system and dot clock frequency.) Virtual screen capacity: Mode A: 32 characters x 16 lines (x 32 screens) 256 horizontal dots x 512 vertical dots Mode B: 512 characters x 32 lines 4096 horizontal dots x 1024 vertical dots * Normal character display: Character dot configuration: 24 horizontal dots x 32 vertical dots Character color: 8 colors (set for the entire screen) Pattern background color: 8 colors (set for the entire screen) * Graphic character display:Character dot configuration: 8 horizontal dots x 32 vertical dots Character color: 8 colors (for each dot) x 4 phases (set for the entire screen) Screen capacity: Screen Background Display Screen background color: 8 colors (set for the entire screen) Analog Inputs * Composite video signal input * Y/C-separated inputs Analog Outputs * Composite video signal output * Y/C-separated outputs Digital Outputs * G (Green), R (Red), and B (Blue) output * VOC (character) output, VOB (character + background) output * Characters, character background, line background, and screen background each capable of being displayed in eight colors Internal Synchronization Control (Video Signal Generator) * Internal video signal generator supporting the NTSC and PAL systems * Interlaced/noninterlaced display selectable External Synchronization Control * Separated sync signal input/composite sync signal input selectable External Interface * 8-bit serial inputs (3 signal input pins) Chip select: CS Serial clock: SCLK Serial data: SIN Package * QFP-80 Miscellaneous * Internal power-on reset circuit
3
MB90092
s PIN ASSIGNMENT
Figure 1 shows the pin assignment of the MB90092.
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
XD EXD TEST TSC VCC ADR20 ADR19 ADR18 ADR17 ADR16 ADR15 ADR14 ADR13 ADR12 ADR11 VSS
IC VOC VOB VSS B R G CS SCLK SIN VCC EXHSYN EXVSYN HSYNC VSYNC VBLNK EXS XS [NC] FSCO CBCK PDS VSS AVSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
MB90092
ADR10 ADR9 VCC ADR8 ADR7 ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0 VSS DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0 READ VCC AVCC1
Figure 1 MB90092 Pin Assignment
4
[NC] [NC] [NC] [NC] AVSS AVSS YOUT YIN AVCC2 COUT CIN AVSS VOUT VKIN VKOUT VIN
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
MB90092
s PIN DESCRIPTIONS
Pin name IC Pin no. 1 I/O I Function Internal color generation mode setting pin This pin outputs the internally generated color burst signal to the video signal output in response to Low-level input during external synchronization control operation. The pin can also be used as a reset signal input pin by Low-level input to the TEST pin. In this case, Low-level input to this pin resets the MB90092. The pin is a hysteresis input with an internal pull-up resistor. Character interval signal output pin The output signal represents the character dot output interval. Character/background internal signal output pin During internal synchronization control operation, the output signal represents the character, character background, line background, or screen background output interval. Color signal output pins These pins output the character, character background, line background, and screen background color signals. Chip select pin For serial transfer, set this pin to the Low level. This pin is also used to release a power-on reset. The pin is a hysteresis input with an internal pull-up resistor. Shift clock input pin for serial transfer This pin is a hysteresis input with an internal pull-up resistor. Serial data input pin The pin is a hysteresis input with an internal pull-up resistor. External horizontal sync signal input pin This pin can also serve as a composite sync signal input pin depending on the internal register setting. The pin is a hysteresis input with an internal pull-up resistor. External vertical sync signal input pin Input to this pin is disabled when composite sync signal input has been selected by setting the internal register. Horizontal sync signal output pin This pin can also output composite sync signals depending on the internal register setting. The pin outputs the signal (FSC) resulting from dividing the 4FSC clock frequency by setting the TEST pin to the Low level. Vertical sync signal output pin This pin is fixed at the High level when composite sync signal output has been selected by setting the internal register. The pin outputs the dot clock oscillator signal when the TEST pin goes Low.
VOC VOB
2 3
O O
B R G CS
5 6 7 8
O O O I
SCLK SIN EXHSYN
9 10 12
I I I
EXVSYN
13
I
HSYNC
14
O
VSYNC
15
O
(Continued)
5
MB90092
Pin name VBLNK EXS XS
Pin no. 16 17 18
I/O O I O
Function Vertical blanking interval signal output pin This pin outputs the Low-level signal in the vertical blanking interval. External circuit pins for color burst clock generator Connect an external crystal oscillator (14.31818 MHz for NTSC or 17.734475 MHz for PAL) and load capacitance (C) to these pins to form a crystal oscillator circuit. Internal color burst clock output pin This pin controls internal color burst clock output depending on the FO bit of command 7. External color burst clock input pin Pin for output of the result of color burst clock phase comparison Luminance signal output pin This pin outputs a signal of 2 VP-P (pedestal level 1.57 V, sink chip level 1 V). Luminance signal input pin for superimpose display This pin inputs a DC-reproduced (DC-clamped) signal of 2 VP-P (pedestal level 1.57 V, sink chip level 1 V). Saturation signal output pin This pin outputs a signal at 1.57 VDC and a color burst signal amplitude of 0.57 VP-P. Saturation signal input pin for superimpose display This pin inputs a signal at 1.57 VDC and a color burst signal amplitude of 0.57 VP-P. Composite video signal output pin This pin outputs a signal of 2 VP-P (pedestal level 1.57 V, sink chip level 1 V). Background level control input pin for halftone background display of external input composite video signals (input to the VIN pin and output from the VOUT pin) Halftone background display is controlled by setting the KID bit of command 5 to "1". Background level control output pin for halftone background display of external input composite video signals (input to the VIN pin and output from the VOUT pin) Halftone background display is controlled by setting the KID bit of command 5 to "1". Composite video signal input pin for superimpose display This pin inputs a DC-reproduced (DC-clamped) signal of 2 VP-P (pedestal level 1.57 V, sink chip level 1 V).
FSCO
20
O
CBCK PDS YOUT
21 22 31
I O O
YIN
32
I
COUT
34
O
CIN
35
I
VOUT
37
O
VKIN
38
I
VKOUT
39
O
VIN
40
I
(Continued)
6
MB90092
Pin name READ
Pin no. 43
I/O O
Function External font memory read control pin This pin outputs the Low-level signal in the font memory read period. The pin enters the high impedance state when the TSC pin inputs a Low-level signal. External font memory data input pins These pins are TTL level inputs with an internal pull-up resistor.
DA0 DA1 DA2 DA3 DA4 DA5 DA6 DA7 ADR0 ADR1 ADR2 ADR3 ADR4 ADR5 ADR6 ADR7 ADR8 ADR9 ADR10 ADR11 ADR12 ADR13 ADR14 ADR15 ADR16 ADR17 ADR18 ADR19 ADR20
44 45 46 47 48 49 50 51 53 54 55 56 57 58 59 60 61 63 64 66 67 68 69 70 71 72 73 74 75
I I I I I I I I O
External font memory address output pins These pins enter the high impedance state when the TSC pin inputs a Low-level signal. ADR0 ADR1 ADR2 Raster address ADR3 ADR4 ADR5 M0, SM0 ADR6 M1, SM1 ADR7 M2, SM2 ADR8 M3, SM3 Character code (Lower bits) ADR9 M4, SM4 ADR10 M5, SM5 ADR11 M6, SM6 ADR12 Data distinction bits ADR13 (12,13 = 00: Left, 10: Center, 01: Right) ADR14 M7, SM7 ADR15 M8, SM8 ADR16 M9, SM9 ADR17 MA, SMA Character code (Higher bits) ADR18 MB, SMB ADR19 MC, SMC ADR20 MD, SMD Tristate control input pin for external font memory control bus When this pin inputs a Low-level signal, the ADR0 to ADR20 pins and the READ pin enter the high impedance state. The pin is a hysteresis input with an internal pull-up resistor. Test signal input pin This pin usually inputs a High-level (fixed) signal. External circuit pins for display dot clock generator Connect these pins to external "L" and "C" to form an LC oscillator circuit.
TSC
77
I
TEST EXD XD
78 79 80
I I O
(Continued)
7
MB90092
(Continued)
Pin name [N.C] Pin no. 19 25 26 27 28 11 42 62 76 4 23 52 65 41 33 24 29 30 36 I/O -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Function Leave these pins unconnected.
VCC
Power-supply pins (+5 V)
VSS
Ground pins
AVCC1 AVCC2 AVSS
Analog power pin for composite video signals (VIN-VOUT) Analog power pin for luminance (YIN-YOUT) and chroma (CIN-COUT) signals Analog circuit ground pins Set these pins to the same level as the VSS pin.
8
MB90092
s BLOCK DIAGRAM
Figure 2 is a block diagram of the MB90092.
SIN SCLK CS TEST
Serial input control
Each control and data
VIN YIN CIN VKIN
VOUT YOUT Analog SW COUT VKOUT
EXHSYN EXVSYN
H/V separation circuit
IC HSYNC VSYNC VBLNK
NTSC/PAL signal generator
Video signal generator
Display memory control
Output control
B R G VOB VOC
VRAM CG memory control
ADR0 to ADR20 READ DA0 to DA7 TSC
XS EXS
4FSC clock oscillator
Each block
Phase comparator (color burst)
CBCK PDS FSCO
XD EXD
Dot clock oscillator
Each block
Figure 2 Block Diagram
9
MB90092
s ABSOLUTE MAXIMUM RATINGS
Parameter Symbol VCC Supply voltage Input voltage Output voltage Power consumption Operating temperature Storage temperature AVCC1 AVCC2 VIN VOUT Pd Ta Tstg Value Min. VSS - 0.3 VSS - 0.3 VSS - 0.3 VSS - 0.3 VSS - 0.3 -- -40 -55 Max. VSS + 7.0 VSS + 7.0 VSS + 7.0 VSS + 7.0 VSS + 7.0 600 +85 +150 Unit V V V V V mW C C *1 *1 *1 *2 *2 Remarks
*1: AVSS and VSS must have equal potential. *2: Neither VIN nor VOUT must exceed "VCC + 0.3 V." WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
s RECOMMENDED OPERATING CONDITIONS
(VSS = AVSS = 0 V) Parameter Symbol VCC Supply voltage AVCC1 AVCC2 "H" level input voltage "L" level input voltage Operating temperature Analog input voltage VIHS1 VIHS2 VILS1 VILS2 Ta AVIN Value Min. 4.5 4.5 4.5 2.2 0.8 x VCC -0.3 -0.3 -40 0 Max. 5.5 5.5 5.5 VCC + 0.3 VCC + 0.3 0.8 0.2 x VCC +85 VCC Unit V V V V V V V C V Remarks Specification guarantee range *1, *2 *1, *3 DA0 to DA7 Except DA0 to DA7 DA0 to DA7 Except DA0 to DA7
*1: AVSS and VSS must have equal potential. *2: "AVCC1 = AVSS" is allowed if composite video signals (VIN-VOUT pins) are not used. *3: "AVCC2 = AVSS" is allowed if Y/C-separated video signals (YIN-YOUT and CIN-COUT pins) are not used. WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges. Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.
10
MB90092
s ELECTRICAL CHARACTERISTICS
1. DC Characteristics
(Ta = -40C to +85C, VSS = AVSS = 0 V) Parameter "H" level output voltage
Symbol
Pin VOC VOB B R G HSYNC VSYNC VBLNK FSCO READ ADR0 to ADR20 IC CS SCLK SIN EXHSYN EXVSYN CBCK
DA0 to DA7
Conditions VCC = 4.5 V IOH = -2 mA
Values Min. 4.0 Typ. -- Max. --
Unit
Remarks
VOH
V
"L" level output voltage
VOL
VCC = 4.5 V IOL = 4.0 mA
--
--
0.4
V
Input current
IIL
VCC = 5.5 V VIL = 0.0 V
-200
--
-50
A
TSC TEST Supply current Analog supply current ON resistance ICC VCC AVCC1 AVCC2 AVCC1 AVCC2 VIN-VOUT YIN-YOUT
CIN-COUT VIN-VKOUT VKIN-VOUT
VCC = AVCC1 = AVCC2 = 5.5 V 4fsc = 17.734475 MHz fDC = 16.0 MHz
--
--
50
mA
No load
VCC = AVCC1 = AVCC2 = 5.5 V 4fsc = fDC = 0 MHz AVIN = 1.65 V
IA
--
--
30
mA
No load
VCC = AVCC1 = AVCC2 = 4.5 V IOL = 100 A
RON
--
100
320
Off leakage current Output resistance
IOFF
VIN YIN CIN VKIN VOUT YOUT COUT VKOUT
VCC = AVCC1 = AVCC2 = 5.5 V AVIN = 5.5 V
--
0.1
10
A
ROUT
VCC = AVCC1 = AVCC2 = 4.5 V IOL = 100 A
100
--
1800
(Continued)
11
MB90092
Parameter Yellow High level Yellow Low level Cyan High level Cyan Low level Green High level Green Low level Magenta High level Magenta Low level Red High level Red Low level Blue High level Blue Low level Color burst High level Color burst Low level Color burst Low level
Symbol
Pin VOUT
Conditions
VCC = AVCC1 = AVCC2 = 5.0 V
Values Min. 2.89 2.03 2.89 1.63 2.66 1.63 2.49 1.46 2.49 1.23 2.15 1.23 1.80 1.12 1.12 Typ. 3.00 2.14 3.00 1.74 2.77 1.74 2.60 1.57 2.60 1.34 2.26 1.34 1.91 1.23 1.23 Max. 3.11 2.25 3.11 1.85 2.88 1.85 2.71 1.68 2.71 1.45 2.37 1.45 2.02 1.34 1.34
Unit
Remarks See Figure 7.
VYELH VYELL VCYAH VCYAL VGREH VGREL VMAGH VMAGL VREDH VREDL VBLUH VBLUL VBSTH VBSTL VBSTL
V V V V V V V V V V V V V V V
(Continued)
12
MB90092
Parameter White level 3 = 270 White level 2 = 180 White level 1 = 90 White level 0 = 0 Gray level 6 Gray level 5 Gray level 4 Gray level 3 Gray level 2 Gray level 1 Black level 3 = 270 Black level 2 = 180 Black level 1 = 90 Black level 0 = 0 Pedestal level SYNC level
Symbol
Pin VOUT YOUT
Conditions
VCC = AVCC1 = AVCC2 = 5.0 V
Values Min. 2.83 Typ. 2.94 Max. 3.05
Unit
Remarks See Figures 7 and 8.
VWHT3 YWHT3 VWHT2 YWHT2 VWHT1 YWHT1 VWHT0 YWHT0 VGRY6 YGRY6 VGRY5 YGRY5 VGRY4 YGRY4 VGRY3 YGRY3 VGRY2 YGRY2 VGRY1 YGRY1 VBLK3 YBLK3 VBLK2 YBLK2 VBLK1 YBLK1 VBLK0 YBLK0 VPDS YPDS VTIP YTIP
V
2.72
2.83
2.94
V
2.60
2.71
2.82
V
2.49 2.43 2.26 2.15 1.98 1.86 1.69 1.92
2.60 2.54 2.37 2.26 2.09 1.97 1.80 2.03
2.71 2.65 2.48 2.37 2.20 2.08 1.91 2.14
V V V V V V V V
1.80
1.91
2.02
V
1.69
1.80
1.91
V
1.57 1.46 0.84
1.68 1.57 1.00
1.79 1.68 1.16
V V V
(Continued)
13
MB90092
(Continued)
Parameter Yellow High level Yellow Low level Cyan High level Cyan Low level Green High level Green Low level Magenta High level Magenta Low level Red High level Red Low level Blue High level Blue Low level Color burst High level Color burst Low level Pedestal level
Symbol
Pin COUT
Conditions
VCC = AVCC1 = AVCC2 = 5.0 V
Values Min. 1.92 1.00 2.09 0.89 1.98 0.95 1.98 0.95 2.09 0.89 1.92 1.00 1.80 1.12 1.46 Typ. 2.03 1.11 2.20 1.00 2.09 1.06 2.09 1.06 2.20 1.00 2.03 1.11 1.91 1.23 1.57 Max. 2.14 1.22 2.31 1.11 2.20 1.17 2.20 1.17 2.31 1.11 2.14 1.22 2.02 1.34 1.68
Unit
Remarks See Figure 9.
CYELH CYELL CCYAH CCYAL CGREH CGREL CMAGH CMAGL CREDH CREDL CBLUH CBLUL CBSTH CBSTL CPDSC
V V V V V V V V V V V V V V V
14
MB90092
VWHT0 to 3 VGRY6 VGRY5 VGRY4
VBSTH VPDS VBSTL VTIP
,,,,,, , ,,,, , ,,,, ,,,,,, , ,,,, ,,,,,, ,,,, , ,,,, , ,,,,,, ,,,,,,, , ,,,, , , ,,,,,, ,,,,,,, ,, , ,,,, , , ,,,,,, ,,,,,,, ,, ,,,,,, ,,,,,,, ,, ,,, , ,,,,,,,,,, ,, ,,,,,,,,,, ,, ,,, ,, , ,,,, ,, ,, ,
VYELH VCYAH VGREH VMAGH VREDH VYELL VCYAL VGREL VMAGL VREDL VBLUL
VBLUH VGRY3 VGRY2 VGRY1 VBLK0 to 3
Figure 7 VOUT Output
YWHT0 to 3 YGRY6 YGRY5 YGRY4 YGRY3 YGRY2 YGRY1 YBLK0 to 3 YPDS
YTIP
Figure 8 YOUT Output
CBSTH CPDS CBSTL
,
,,,, ,,,, ,,,, ,,,, ,,,, ,,,, ,,, ,,,,,,, ,,,, ,,, , ,,,, ,,,, ,,,,,,, ,,,, ,,, , ,,,, ,,,, ,,,,,,, ,,,, ,,, ,,,, ,,,, , ,,,, ,,,, ,,,,,,, ,,,, ,,, ,,,, ,,,, ,,,,,,, ,,,, , ,,,, ,,,, ,
CCYAH CGREH CMAGH CREDH CYELH CBLUH CYELL CBLUL CCYAL CGREL CMAGL CREDL
Figure 9 COUT Output
15
MB90092
2. AC Characteristics
(Ta = -40C to +85C, VCC = 5.0 V10%, VSS = 0 V) Parameter Shift clock cycle time Shift clock pulse width Shift clock signal rise/fall time Shift clock start time Data setup time Data hold time Chip select end time Chip select signal rise/fall time Horizontal sync signal rise time Horizontal sync signal fall time Vertical sync signal rise time Vertical sync signal fall time Horizontal sync signal pulse width Vertical sync signal pulse width Vertical sync detection pulse width Reset input pulse width *1 *1 *2 Symbol tCYC tWCH tWCL tCR tCF tSS tSU tH tEC tCRC tCFC tHR tHF tVR tVF tWH tWV tWH tWH tWR Pin SCLK SCLK SCLK SCLK SIN SIN CS CS EXHSYN EXHSYN EXVSYN EXVSYN EXHSYN EXVSYN EXHSYN EXHSYN IC
(TEST = Low)*3
Values Min. 1000 450 450 -- -- 200 200 100 500 -- -- -- -- -- -- 4.0 1 4.0 13 10 Max. -- -- -- 200 200 -- -- -- -- 200 200 200 200 200 200 8.0 5 8.0 28 --
Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns s H s s s
Remarks See Figure 10.
See Figure 11.
Horizontal sync detection pulse width *2
See Figure 12.
*1: The values assume H/V-separated sync signal input. *2: The values assume composite sync signal input. *3: When the TEST pin is a Low-level input, the IC pin serves as a reset pin input. (The IC and TEST pins can be Low level at the same time.)
16
MB90092
CS
0.8 VCC 0.2 VCC tSS tCFC tCYC tEC
0.8 VCC 0.2 VCC tCRC
SCLK tWCH tCR tCF tSU SIN tWCL tH 0.8 VCC 0.2 VCC
0.8 VCC 0.2 VCC
Figure 10 Serial Input Timings
EXHSYN
0.8 VCC 0.2 VCC tHF tWH
0.8 VCC 0.2 VCC tHR
EXVSYN
0.8 VCC 0.2 VCC tVF tWV
0.8 VCC 0.2 VCC tVR
Figure 11 Vertical and Horizontal Sync Signal Input Timings
IC 0.2 VCC tWR 0.2 VCC
Figure 12 Reset Signal Input Timing
17
MB90092
Parameter ROM read cycle Address valid delay READ active delay Read data setup time Read data hold time Address invalid delay READ inactive delay Tristate address delay Tristate READ delay *1
Symbol trcyc tab tra tds tdh tai tri ttad ttrd EXD
Pin
Values Min. 250 -- -- 30 30 0 0 -- -- Max. 500 60 38 -- -- -- -- 100 100
Unit ns ns ns ns ns ns ns ns ns
Remarks See Figure 13.
ADR0 to ADR20
READ DA0 to DA7 DA0 to DA7
ADR0 to ADR20
READ
ADR0 to ADR20
READ
See Figure 14.
*1: Depends on the dot clock oscillation frequency. (trcyc = 4/fDC)
18
MB90092
trcyc
4 EXD
1
2
3
4
1
2
3
4
1 0.8 VCC 0.2 VCC
ADR to ADR20
Main screen data address * tab
Sub-screen data address * tai
0.8 VCC 0.2 VCC
READ tra DA0 to DA7 Main screen data * Sub-screen data * tds tdh tri
0.8 VCC 0.2 VCC
0.8 VCC 0.2 VCC
*: The main screen and sub-screen have the same address data timings.
Figure 13 Address Data Hold Timings
ADR0 to ADR20
0.8 VCC 0.2 VCC
READ
0.8 VCC 0.2 VCC
TSC
0.2 VCC ttrd ttad
Figure 14 Address and READ Signal Delays at TCS Signal Input
19
MB90092
3. Clock Timing Specifications
Parameter Display dot clock * Symbol fDC 4 fSC Pin EXD XD EXS XS Values Min. 8 -- -- Typ. -- 14.318185 17.734475 Max. 16 -- -- Unit MHz MHz MHz Remarks
Color burst clock (NTSC) * Color burst clock (PAL) *
* : Input the signal with a duty cycle of 50%.
4. Power-on Reset Specifications
(Ta = -40C to +85C) Parameter Symbol Pin Values Min. 0.05 VCC Power-supply off time Time after power-supply rise Reset cancel pulse width toff tWIT tWRH tWRL CS 1 450 450 450 -- -- -- -- ms ns ns Power-on reset cancel timing (See Figure 16.) Max. 50 Unit Remarks Conditions which activate the power-on reset circuit. (Figure 15) Conditions in which the circuit repeatedly operate normally. (Figure 15)
Power-supply rise time
tr
ms
20
MB90092
4.5 V
0.2 V
0.2 V
0.2 V
V CC
t
r
t off
Note: The power supply must be activated smoothly. Figure 15 Power ON/OFF Timing
4.5 V
V CC
Internal reset
CS
t WIT 0.8 V CC
CS
t WRL t WRH
0.2 V CC
*t CRC
*t CFC
* : See Section 4, "AC Characteristics". Figure 16 Power-on Reset Cancel Timing
21
MB90092
5. Recommended Input Timings
(a) Composite sync signal input timing Parameter Number of frame scan lines Field frequency Line frequency Vertical retrace blanking interval First equalizing pulse interval Vertical sync pulse interval Second equalizing pulse interval Equalizing pulse width Equalizing pulse cycle Cut-in pulse width Cut-in pulse cycle Horizontal sync signal cycle Horizontal sync signal pulse width NTSC 525 60 (59.94) 15750 (15734.264) 19 to 21 3 3 3 2.29 to 2.54 0.5 3.81 to 5.34 0.5 63.492 (63.5555) 4.19 to 5.71 (4.70.1) PAL 625 50 15625 25 2.5 2.5 2.5 2.34 to 2.36 0.5 4.5 to 4.9 0.5 64 4.5 to 4.9 11.7 to 12.3 Unit Lines Hz Hz H H H H s H s H s s s *1 *1 *2 *2 *1 *1 *2 *2 *2 *2 Remarks
Horizontal retrace blanking interval 10.2 to 11.4 (10.5 to 11.4) *1: Parenthesized values are specifications for color information display. *2: 1 H is assumed to be one horizontal sync signal period. (b) H/V-separated sync signal input timing Parameter Vertical sync signal frequency Vertical sync signal pulse width Horizontal sync signal frequency Horizontal sync signal pulse width NTSC 60 (59.94) 1 to 5 63.492 (63.5555) 4.19 to 5.71 (4.70.1)
PAL 50 1 to 4 64 4.5 to 4.9
Unit Hz H s s
Remarks *1 *2 *1 *1
*1: Parenthesized values are specifications for color information display. *2: 1 H is assumed to be one horizontal sync signal period.
22
MB90092
6. Output Timings
(a) Horizontal timing Symbol HPS EQP1E HPE BSTS BSTE HBLKE SEP1S EQP2S EQP2E SEP2S HBLKS IHCLR NTSC 0 34 68 76 112 143 388 455 489 842 888 910 PAL 0 42 84 100 140 186 484 568 610 1050 1106 1135 * (1137) Remarks See Figure 17.
Note: The values in the above list are 4fSC count values. * : Parenthesized values assume the last raster in each V cycle (field). (b) Vertical timing Symbol VPS VPE EQPE VBLKE VBLKS VPS NTSC Interlaced 0 6 12 36 519 525 Noninterlaced 0 6 12 36 519 526 Interlaced 0 5 10 45 620 625 PAL Noninterlaced 0 5 10 45 620 624 Remarks See Figures 18 (NTSC) and 19 (PAL).
Note: The values in the above list are 1/2H count values.
23
MB90092
Video signal
Horizontal sync signal
Horizontal retrace blanking interval
Burst flag
Equalizing pulse
Cut-in pulse
EQP2E EQP2S SEP1S HBLKE BSTE BSTS HPE EQP1E HPS HBLKS
IHCLR HBLKS SEP2S
Figure 17 NTSC/PAL Horizontal Timings
24
Even-numbered field
Composite video signal
Horizontal scanning line No.
521
522
523
524
525
1
2
3
4
5
6
7
to
18
19
20
to
258
259
260
261
262
263
Vertical sync interval
Vertical retrace blanking interval
Equalizing pulse interval
VBLKS
VPS
VPE
EQPE
VBLKE
VBLKS
VPS
Odd-numbered field
Composite video signal
Horizontal scanning line No.
259
260 261
262
263 264
265
266
267
268 269
270
to
280
281
282
to
521
522
523 524
525
1
Vertical sync interval
Vertical retrace blanking interval
Equalizing pulse interval
VBLKS
VPS
VPE
EQPE
VBLKE
VBLKS
VPS
MB90092
Figure 18 NTSC Vertical Timings
25
26
Note 1 623 624 625 1 2 3 4 5 6 7 to 22 23 24 to 308 309 310 311 312 313 Note 2
First field
MB90092
Color burst phase Composite video signal Horizontal scanning line No. Vertical sync interval Vertical retrace blanking interval Burst blanking interval Equalizing pulse interval
621 622
BSTE VBLKS 311 312 313 314 315 316 317 318 319 320 to 335 336 337 to 621 622 623
VPS
VPE
EQPE BSTS
VBLKE
BSTE
VBLKS 624 625
VPS 1
Second field
Color burst phase Composite video signal Horizontal scanning line No. Vertical sync interval Vertical retrace blanking interval Burst retrace blanking interval Equalizing pulse interval
309
310
BSTE VBLKS 623 624 625 1 2 3 4 5 6 7 to 22 23 24
VPS
VPE
EQPE BSTS
VBLKE to 308
BSTE 309
VBLKS 310 311 312
VPS 313
Third field
Color burst phase Composite video signal Horizontal scanning line 621 No. Vertical sync interval Vertical retrace blanking interval Burst retrace blanking interval Equalizing pulse interval VPS 312 313 314 315 316 317 318 319 320 VPE EQPE,BSTS to 335 VBLKE 336 311
622
BSTE
VBLKS
BSTS,VBLKS 337 to 621 622 623 624 625
VPS 1
Forth field
Color burst phase Composite video signal Horizontal scanning line No. Vertical sync interval Vertical retrace blanking interval Burst blanking interval Equalizing pulse interval
309
310
BSTE,VBLKS
VPS
VPE
EQPE
BSTS
VBLKE
BSTE VBLKS
VPS
Note 1: indicates the HSYNC positions in the equalizing pulse intervals. Note 2: The arrows mark indicate the phase of color subcarrier. (: +135, : -135)
Figure 19 PAL Vertical Timings
MB90092
s DISPLAY CONTROL COMMANDS
Table 1 lists the MB90092 display control commands. Table 1 List of Display Control Commands First byte Command no. 0 1-1 2-1 1-2 2-2 1-3 2-3 3 4 5 6 7 8 9 10 11 12 13 14 15 Command code/data 76543 10000 10001 10010 10001 10010 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 2 1 0 RA7 AT M7 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 5 4 VSL RA8 MA M9 MB M8 Second byte Data 3 2 1 0
VRAM address setting
Function
RA6 RA5 CA4 CA3 CA2 CA1 CA0 CG M6 CR M5 CB M4 MC M3
BG BR BB Main screen (GR) (BS) (MD) character control 1* M2 M1 M0
Main screen character control 2
SMA SMB
SCG SCR SCB SMC SGR SDC SMD Sub-screen line control 1 SM6 SM5 SM4 SM3 SM2 SM1 SM0 Sub-screen line control 2 0 SOC 0 EO 0 VD 0 CM 0 DG 0 ZM PC KC 0 NP W3 N3 Y3 X3 0 UC PG KG 0 P2 W2 N2 Y2 X2 0 UG PR KR 0 P0 W1 N1 Y1 X1 0 UR PB KB 0
Main screen line control 1 Main screen line control 2
SM9 SM8 SM7 OF1 OF0 G2 FIL IE G1 0 IN 0 G0 0 EB
VRAM write control
DC Screen control 1 W0 Screen control 2 N0 Y0 X0 0 UB Main screen line control 3
Main screen vertical position control
Main screen horizontal position control
KID APC GYZ G2 EC SC 0 0 G1 LP 0 0 0 G0 FO FC GRM RB
BH2 BH1 BH0 SOC 0 0 0 BK 0 VD Y5 X5 0 CC DG Y4 X4 0 BC
Kanji font display control Color control Sub-screen control
SG2 SG1 SG0 SGA 0 -- -- 0 SX8 -- -- SY7 SX7 -- --
SCC SBC SGC SBG SBR SBB
SY6 SY5 SY4 SY3 SY2 SY1 SY0 Sub-screen vertical position control SX6 SX5 SX4 SX3 SX2 SX1 SX0 -- -- -- -- -- -- -- -- -- -- -- -- -- --
Sub-screen horizontal position control
(Reserved) (Reserved)
* : Parenthesized bit names are used for extended graphics mode.
27
MB90092
1. Command 0 (VRAM Address Setting)
[Command format] MSB First byte MSB Second byte 0 RA6 RA5 CA4 CA3 CA2 CA1 1 0 0 0 0 VSL RA8 LSB RA7 LSB CA0
VSL : VRAM write control RA8 to RA5 : VRAM row address setting (00 to BH) CA4 to CA0 : VRAM column address setting (00 to 17H) [Description] VSL : VRAM write control RA8 to RA5 : VRAM row address setting (00 to BH) CA4 to CA0 : VRAM column address setting (00 to 17H) VSL 0 RA8 RA7 RA6 RA5 CA4 CA3 CA2 CA1 CA0 Operation Set the main screen character control RAM address. 0 1 Set the sub screen row control RAM address. Set the main screen row control RAM address.
Row address (0 to BH) Row address (0 to BH)
Column address (0 to 17H) -- -- -- -- -- -- -- --
1 Row address (0 to BH)
(1) In normal mode (Command 9: GRM = 0) MC to M0 : Set a character code. The character code can be specified between 0000H to 1FFFH. Up to 8192 different characters can be used. : Specify character attribute display. AT = 0 : Specify normal display. AT = 1 : Specify attribute display. Solid-fill background (when command 10: RB = 1) Blinking (when command 10: BK = 1) Shaded background (when command 1: BS = 1) Note: If shaded background display and solid-fill background display or blinking display are specified, the shaded background display setting takes priority over the other setting. CG, CR, CG : Character colors BG, BR, BB : Character background colors
AT
28
MB90092
Character color signal output/Character background color signal output CG/BG 0 0 0 0 1 1 1 1 CR/BR 0 0 1 1 0 0 1 1 CB/BB G 0 1 0 1 0 1 0 1 L L L L H H H H Digital output R L L H H L L H H B L H L H L H L H Black Blue Red Magenta Green Cyan Yellow White Color Video output Monochrome Gray 0 (Black) Gray 1 Gray 2 Gray 3 Gray 4 Gray 5 Gray 6 Gray 7 (White)
(2) In extended graphics mode (Command 9: GRM = 1) MD to M0 : Set a character code. The character code can be specified between 0000H to 3FFFH. Up to 16384 different characters can be used. : Specify character attribute display. AT = 0 : Specify normal display. AT = 1 : Turn attribute display ON. Solid-fill background (when command 10: RB = 1) Blinking (when command 10: BK = 1) Shaded background (when command 1: BS = 1) Note: If shaded background display and solid-fill background display or blinking display are specified, the shaded background display setting takes priority over the other setting. GR : Specify normal character/graphic character display. GR = 0 : Specify normal character display. Characters made up of 24 horizontal dots x 32 vertical dots GR = 1 : Specify graphic character display Characters made up of 8 horizontal dots x 32 vertical dots (color settable for each dot) Note: Do not set BS = 1. BS : Specify shaded background display. BS = 0 : Specify normal display. BS = 1 : Specify shaded background display. Characters for which AT = 0 has been set are shaded on the background. Characters for which AT = 1 has been set are shaded on the background in reverse video.
AT
29
MB90092
2. Commands 1 and 2 (VRAM Data Settings 1 and 2)
Writing main screen character control data (when command 0: VSL = 0) [Command format] Command 1-1 (Main screen character control data setting 1) MSB First byte MSB Second byte 0 CG CR CB MC BG (GR) BR (BS) 1 0 0 0 1 MA MB AT LSB BB (MD) * LSB
*: Parenthesized bit names are used for extended graphics mode. Command 2-1 (Main screen character control data setting 2) MSB First byte MSB Second byte 0 M6 M5 M4 M3 M2 M1 M0 1 0 0 1 0 M9 M8 LSB M7 LSB
(MD), MC to M0 AT CG, CR, CB BG, BR, BB (GR) (BS)
: Character code : Specify character attribute display. : Character colors : Character background colors : Specify normal character/graphic character display. : Specify shaded background display.
(1) In normal character display mode (GR = 0) CG, CR, CB : Character colors (2) In graphic character display mode (GR = 1) CG : Graphic color transparency control CG = 0 : Normal display CG = 1 : Transparent display This setting replaces the "black" graphic color display with transparent display. : Graphic color phase control These bits control the color phase of video signal outputs (VOUT pin and COUT pin outputs). CR 0 0 1 1 CB 0 1 0 1 Graphic color phase +0 degree +90 degrees +180 degrees +270 degrees
CR, CB
30
MB90092
Writing sub-screen line control data (when command 0: VSL = 1, CA0 = 0) Set sub-screen line control data. [Command format] Command 1-2 (Sub-screen line control data setting 1) MSB First byte MSB Second byte 0 SCG SCR SCB SMC SGR SDC 1 0 0 0 1 SMA SMB 0 LSB SMD LSB
Command 2-2 (Sub-screen line control data setting 2) MSB First byte MSB Second byte 0 SM6 SM5 SM4 SM3 SM2 SM1 1 0 0 1 0 SM9 SM8 LSB SM7 LSB SM0
SMD to SM0 SDC SGR SCG to SCB SCG SCR, SCB [Description]
: Sub-screen line first character code : Sub-screen line output control : Sub-screen line character display control : Sub-screen line character colors (when SGR = 0) : Sub-screen line graphic color transparency control (when SGR = 1) : Sub-screen line graphic color phase control (when SGR = 1)
SMD to SM0: Sub-screen line first character code SDC: Sub-screen line output control SDC = 0 : Disable sub-screen line display output. SDC = 1 : Enable sub-screen line display output. SGR: Sub-screen line character display control SGR = 0 : Display normal characters. SGR = 1 : Display graphic characters. (1) In sub-screen line normal character display mode (SGR = 0) SCG to SCB : Sub-screen line character colors (2) In sub-screen line graphic character display mode (SGR = 1) SCG : Sub-screen line graphic color transparency control SCG = 0: Normal display SCG = 1: Transparent display This setting replaces "black" graphic color display with transparent display. : Sub-screen line graphic color phase control These bits control the color phase of graphic character video signal outputs (VOUT pin and COUT pin outputs).
SCR, SCB
31
MB90092
SCR 0 0 1 1
SCB 0 1 0 1
Sub-screen line graphic color phase +0 degree +90 degrees +180 degrees +270 degrees
Writing main screen control data (when command 0: VSL = 1, CA0 = 1) [Command format] Command 1-3 (Main screen line control data setting 1) MSB First byte MSB Second byte 0 0 0 0 PC PG PR PB 1 0 0 0 1 OF1 OF0 0 LSB LSB
Command 2-3 (Main screen line control data setting 2) MSB First byte MSB Second byte 0 SOC VD DG KC KG KR KB 1 0 0 1 0 G2 G1 G0 LSB LSB
OF1, OF0 PC PG, PR, PB G2, G1, G0 SOC VD DG KC KG, KR, KB [Description]
: Character color phase control : Shaded pattern background color/monochrome control : Shaded pattern background color : Character size control : Output priority control : Video signal output control : Digital signal output control : Line background color/monochrome control : Line background color
OF1, OF0 : Character color phase control OF1 0 0 1 1 OF0 0 1 0 1 Character color phase +0 degree +90 degrees +180 degrees +270 degrees
32
MB90092
PC : Shaded pattern background color/monochrome control (Valid only in extended graphics mode) PC = 0 : Display the shaded pattern background of video signal outputs in monochrome. PC = 1 : Display the shaded pattern background of video signal outputs in color. : Character size G2 0 0 0 0 1 1 1 1 SOC G1 0 0 1 1 0 0 1 1 G0 0 1 0 1 0 1 0 1 Character size Standard Double width Double width x double height Quadruple width x double height Standard Double width Double width x double height Double height
PG, PR, PB: Shaded pattern background color (Valid only in extended graphics mode) G2 to G0
: Output priority control SOC = 0 : Give display priority to the main screen. This setting displays the main screen on top of the sub-screen. SOC = 1 : Give display priority to the sub-screen. This setting displays the sub-screen on top of the main screen. : Video signal output control VD = 0 : Disable output of main screen character information to the video output pin (VOUT, YOUT, or COUT pin). VD = 1 : Output main screen character information to the video output pins (VOUT, YOUT, and COUT pins). : Digital signal output control DG = 0 : Disable output of main screen character information to the digital output pin (G, R, B, VOB, or VOC pin). DG = 1 : Output main screen character information to the digital output pins (G, R, B, VOB, and VOC pins). : Line background color/monochrome control (Valid only in extended graphics mode) KC = 0 : Display the line background of video signal outputs in monochrome. KC = 1 : Display the line background of video signal outputs in color.
VD
DG
KC
KG, KR, KB: Line background color (Valid only in extended graphics mode)
33
MB90092
3. Command 3 (VRAM Write Control)
[Command format] MSB First byte MSB Second byte 0 0 0 0 0 0 0 0 1 0 0 1 1 FIL 0 0 LSB LSB
FIL: VRAM fill control [Description] FIL : VRAM fill control FIL = 0: Do not fill VRAM. FIL = 1: Fill VRAM. VSL 0 1 1 CA0 -- 0 1 Area to be filled Main screen character control RAM Sub-screen line control RAM Main screen line control RAM
4. Command 4 (Screen Control 1)
[Command format] MSB First byte MSB Second byte 0 IE IN EB EO CM ZM NP P2, P0 DC [Description] IE : Internal/external synchronization control IE = 0 : Specify internal synchronization control operation. IE = 1 : Specify external synchronization control operation. : Interlaced/noninterlaced display control IN = 0 : Specify interlaced scan display. IN = 1 : Specify noninterlaced scan display. EO CM ZM NP P2 P0 1 0 1 0 0 IE IN LSB EB LSB DC
: Internal/external synchronization control : Interlaced/noninterlaced display control : Screen background display control : Field control : Color/monochrome display control : Zoom-in control : NTSC/PAL control : Pattern background control : Display control
IN
34
MB90092
EB : Screen background display control EB = 0 : Specify normal display. EB = 1 : Display the screen background. : Field control EO = 0: Specify normal display. EO = 1: Replace display output data to the even-numbered and odd-numbered fields with each other. Display output data to each field is replaced with that to the other when the horizontal/ vertical separated sync signal input involves phase shift during external synchronization control operation. : Color/monochrome display control CM = 0: Monochrome display CM = 1: Color display : Zoom-in control ZM = 0: Normal display ZM = 1: Zoom into the main screen. : NTSC/PAL control NP = 0: Output display signals using the NTSC system. NP = 1: Output display signals using the PAL system. : Pattern background control Specify the pattern background mode for normal character display. P2 0 0 1 1 P0 0 1 0 1 Pattern background mode Pattern background 1 Pattern background 0 Pattern background 2 Pattern background 3
EO
CM
ZM
NP
P2, P0
Figure 3 shows examples of pattern background display. Font data Pattern background 0 Pattern background 1 Pattern background 2 Pattern background 3 : Blank dot : Character dot : Pattern background dot Figure 3 Pattern Background Display Examples DC : Display control DC = 0: Display neither the main screen nor the sub-screen. Only the screen background can be displayed. DC = 1: Enable display output operation. : 001000110000 (12 abstracted bits)
35
MB90092
5. Command 5 (Screen Control 2)
[Command format] MSB First byte MSB Second byte 0 BH2 BH1 BH0 W3 W2 W1 W0 1 0 1 0 1 KID APC LSB GYZ LSB
KID APC GYZ BH2 to BH0 W3 to W0 [Description] KID
: Halftone control : APC control : Main screen line enlargement control : Color phase control : Main screen line spacing control
: Halftone control KID = 0 : Perform normal display, disabling halftone display. KID = 1 : Enable halftone display. : APC control APC = 0 : Turn the APC function OFF. APC = 1 : Turn the APC function ON. : Main screen line enlargement control GYZ = 0 : Shift the display positions of the lines downward that follow a line on the main screen when that line is being displayed enlarged, to bring all the lines into view. GYZ = 1 : Undisplay (conceal) the line that follows a line on the main screen when that line is being displayed enlarged, and display the remaining lines without changing their original positions.
APC
GYZ
BH2 to BH0 : Color phase control With APC turned on, these bits are used for color phase control if there is a difference between the external input color phase and internal color phase for some reason such as a circuit delay. BH2 0 0 0 0 1 1 1 1 W3 to W0 BH1 0 0 1 1 0 0 1 1 BH0 0 1 0 1 0 1 0 1 Color phase offset 0 degree 45 degrees 90 degrees 135 degrees 180 degrees 225 degrees 270 degrees 315 degrees
: Main screen line spacing control Set the line spacing on the main screen. The line spacing can be specified between 0 and 15 rasters in increments of one raster.
36
MB90092
6. Command 6 (Main Screen Line Control)
[Command format] MSB First byte MSB Second byte 0 G2 to G0 SOC VD DG N3 to N0 [Description] G2 to G0 : Character size control G2 0 0 0 0 1 1 1 1 SOC G1 0 0 1 1 0 0 1 1 G0 0 1 0 1 0 1 0 1 Standard Double width Double width x double height Quadruple width x double height Standard Double width Double width x double height Double height Character size SOC VD DG N3 N2 N1 N0 1 0 1 1 0 G2 G1 G0 LSB LSB
: Character size control : Output priority control : Video signal output control : Digital signal output control : Line specification
: Output priority control SOC = 0 : Give display priority to the main screen. This setting displays the main screen on top of the sub-screen. SOC = 1 : Give display priority to the sub-screen. This setting displays the sub-screen on top of the main screen. : Video signal output control VD = 0 : Disable output of main screen character information to the video output pin (VOUT, YOUT, or COUT pin). VD = 1 : Output main screen character information to the video output pins (VOUT, YOUT, and COUT pins). : Digital signal output control DG = 0 : Disable output of main screen character information to the digital output pin (G, R, B, VOB, or VOC pin). DG = 1 : Output main screen character information to the digital output pins (G, R, B, VOB, and VOC pins). : Line specification Specify the line on the main screen, for which control data is to be set. The N3 to N0 bits correspond to the RA8 to RA5 bits for VRAM addresses.
VD
DG
N3 to N0
37
MB90092
7. Command 7 (Main Screen Vertical Display Position Control)
[Command format] MSB First byte MSB Second byte 0 EC LP FO Y5 to Y0 [Description] EC : Sync signal output control EC = 0 : Set the HSYNC pin as a composite sync signal output and the VSYNC pin as a fixed High-level output. EC = 1 : Set the HSYNC pin as a horizontal sync signal output and the VSYNC pin as a vertical sync signal output. : Simple NTSC/PAL control LP = 0 : Normal operation LP = 1 : Simple NTSC/PAL operation : Color phase signal output control FO = 0 : Set the FSCO pin as a fixed Low-level output FO = 1 : Set the FSCO pin to output the signal representing an internal color burst phase. : Main screen vertical display position control (in dot units) 0 Y5 Y4 Y3 Y2 Y1 Y0 1 0 1 1 1 EC LP LSB FO LSB
: Sync signal output control : Simple NTSC/PAL control : Color phase signal output control : Main screen vertical display position control
LP
FO
Y5 to Y0
38
MB90092
8. Command 8 (Main Screen Horizontal Display Position Control)
[Command format] MSB First byte MSB Second byte 0 SC FC X5 to X0 [Description] SC : Sync signal input control bit SC = 0 : Set the EXHSYN pin as a composite sync signal input and disable EXVSYN pin input. SC = 1 : Set the EXHSYN pin as a horizontal sync signal input and the EXVSYN pin as a vertical sync signal input. : Sync signal input 3 s filter control FC = 0 : Enable the 3 s digital filter function of the EXHSYN pin input. The Low pulse signal inputs of 3 s or less are ignored. FC = 1 : Disable the 3 s digital filter function of the EXHSYN pin input. The input signal drives the function directly. : Main screen horizontal display position control (in 8-dot units) 0 X5 X4 X3 X2 X1 X0 1 1 0 0 0 SC 0 LSB FC LSB
: Sync signal input control : Sync signal input 3 s filter control : Main screen horizontal display position control
FC
X5 to X0
9. Command 9 (Kanji Font Display Control)
[Command format] MSB First byte MSB Second byte 0 GRM [Description] GRM : Main screen display mode control GRM = 0 : Display the main screen in normal mode. The main screen can display only normal characters. The character background color can be set for each character. GRM = 1 : Display the main screen in extended graphic mode. The main screen can display both normal and graphic characters at the same time. 0 0 0 0 0 0 0 1 1 0 0 1 0 0 LSB GRM LSB
: Main screen display mode control
39
MB90092
10. Command 10 (Color Control)
[Command format] MSB First byte MSB Second byte RB BK CC BC 0 BK CC BC UC UG UR UB 1 1 0 1 0 0 0 LSB RB LSB
: Main screen solid-fill background display control : Main screen blink display control : Main screen character color/monochrome control : Main screen character background color/monochrome control (Main screen graphic color/monochrome control) UC : Screen background color/monochrome control UG, UR, UB : Screen background color [Description] RB : Main screen solid-fill background display control RB = 0 : Normal display RB = 1 : The main screen is displayed with a solid-fill background. : Main screen blink display control BK = 0 : Normal display BK = 1 : Display characters blinking on the main screen. : Main screen character color/monochrome control CC = 0 : Display video signal output characters on the main screen in monochrome. CC = 1 : Display video signal output characters on the main screen in color.
BK
CC
BC : (1) Main screen character background color/monochrome control (in normal mode with GRM = 0) BC = 0 : Display the background of video signal output characters on the main screen in monochrome. BC = 1 : Display the background of video signal output characters on the main screen in color. (2) Main screen character background color/monochrome control (in extended graphics mode with GRM = 1) BC = 0 : Display video signal output graphics on the main screen in monochrome. BC = 1 : Display video signal output graphics on the main screen in color. UC : Screen background color/monochrome control UC = 0 : Display the video signal output screen background in monochrome. UC = 1 : Display the video signal output screen background in color.
UG, UR, UB : Screen background color
40
MB90092
11. Command 11 (Sub-Screen Control)
[Command format] MSB First byte MSB Second byte 0 0 SCC SBC SGC SBG SBR 1 1 0 1 1 SG2 SG1 LSB SG0 LSB SBB
SG2 to SG0 SCC SBC SGC SBG, SBR, SBB [Function] Command 11 controls sub-screen display. [Description] SG2 to SG0
: Sub-screen configuration control : Sub-screen character color/monochrome control : Sub-screen character background color/monochrome control : Sub-screen graphic color/monochrome control : Sub-screen pattern background color
: Sub-screen configuration control Specify the display configuration of the sub-screen. SG2 0 0 0 0 1 1 1 1 SG1 0 0 1 1 0 0 1 1 SG0 0 1 0 1 0 1 0 1 Sub-screen configuration 1 character x 12 lines 2 characters x 12 lines 4 characters x 12 lines 8 characters x 12 lines 16 characters x 12 lines 24 characters x 12 lines 32 characters x 12 lines Full-screen display mode (32 characters x 16 lines)
SCC
: Sub-screen character color/monochrome control SCC = 0 : Display video signal output characters on the sub-screen in monochrome. SCC = 1 : Display video signal output characters on the sub-screen in color. : Sub-screen character background color/monochrome control SBC = 0 : Display the background of video signal output characters on the sub-screen in monochrome. SBC = 1 : Display the background of video signal output characters on the sub-screen in color. : Sub-screen graphic color/monochrome control SGC = 0 : Display video signal output graphic characters on the sub-screen in monochrome. SGC = 1 : Display video signal output graphic characters on the sub-screen in color.
SBC
SGC
SBG, SBR, SBB : Sub-screen background color
41
MB90092
12. Command 12 (Sub-Screen Vertical Position Control)
[Command format] MSB First byte MSB Second byte 0 SY6 SY5 SY4 SY3 SY2 SY1 1 1 1 0 0 SGA 0 LSB SY7 LSB SY0
SGA : Sub-screen full-screen mode control SY7 to SY0 : Sub-screen vertical display position [Description] SGA : Sub-screen full-screen mode control Select a full-screen display mode for the sub-screen. SGA = 0 : Full-screen mode A Virtual screen : 32 characters x 16 lines x 32 screens (Display screen capacity : 32 characters x 16 lines) SGA = 1 : Full-screen mode B Virtual screen : 512 characters x 32 lines (Display screen capacity : 32 characters x 16 lines)
SY7 to SY0 : Sub-screen vertical display position (in 2-dot units)
13. Command 13 (Sub-Screen Horizontal Position Control)
[Command format] MSB First byte MSB Second byte 0 SX6 SX5 SX4 SX3 SX2 SX1 1 1 1 0 1 0 SX8 LSB SX7 LSB SX0
SX8 to SX0 : Sub-screen horizontal display position [Description] SX8 to SX0 : Sub-screen horizontal display position (in 2-dot units)
42
MB90092
s SCREEN CONFIGURATION
The MB90092 provides two screens: the main screen on which data can be set for each character and the subscreen on which data can be set for each line (or for the entire screen). The overall background can be represented using the screen background color. Figure 4 shows an example of main screen and sub-screen merged.
Main screen
Sub-screen
Screen background color display
Figure 4 Example of Main Screen and Sub-Screen Merged
1. Main screen configuration
The main screen displays up to 24 characters by 12 lines. It offers a choice of two display modes: the normal mode for displaying only normal characters and the extended graphics mode in which both normal and graphic characters can be displayed, selectable character by character. Main Screen Features * * * * * * * Normal mode and extended graphics mode Screen configuration: 24 characters x 12 lines (data settable for each character) Character sizes: Five different types (selectable for each line) Line spacing: 0 to 15 rasters Display position control (Vertical: In raster units, Horizontal: In 1/3-character units) Setting display priority over the sub-screen (for each line) Output control (for each line)
2. Sub-screen configuration
The sub-screen offers a choice of two screen modes: the normal screen mode on which data can be set for each line and the full-screen moe A or B for full-screen display. In the normal screen mode, the sub-screen displays up to 32 characters by 12 lines. The number of horizontal characters can range from 1 to 32 (1, 2, 4, 8, 16, 24, or 32 characters) depends on the SG2-SG0 setting of command 11 (sub-screen control). Setting the code for the character to be displayed at the left end of each line allows a string of continuous characters of the same character code (address) to be displayed as many as the specified number of horizontal characters. The full-screen mode enables display using the entire screen (screen display area: 32 characters x 16 lines). Setting the code for the character to be displayed at the upper left corner of the screen allows a string of continuous characters of the same character code to be displayed on the entire screen. Full-screen mode A or B is selected depending on the display area setting. Sub-screen Features * * * * Normal screen mode/full-screen mode A/full-screen mode B Display position control (Vertical: In raster units, Horizontal: In 2-dot units) Setting display priority over the main screen (for each line on the main screen) Output control (for each line) 43
MB90092
s CHARACTER CONFIGURATION
1. Normal and Graphic Characters
The MB90092 can display two types of characters: normal characters and graphic characters. Normal characters each consist of 24 horizontal dots x 32 vertical dots. Graphic characters each consists of 8 horizontal dots x 32 vertical dots. The normal and graphic characters are the same in size (3 horizontal dots for normal characters equal to one horizontal dot for graphic characters). The display color can be set for each dot of only graphic characters. Figure 5 shows character configuration examples. (1) Normal character configuration example: 24 dots
32 dots
: Character dot : Pattern background dot : Blank dot
(2) Graphic character configuration example: 8 dots
: Graphic dot color 0 : Graphic dot color 1 : Graphic dot color 2 : Graphic dot color 3 : Graphic dot color 4 : Graphic dot color 5 : Graphic dot color 6 : Graphic dot color 7
32 dots 44
Figure 5 Character Configuration Examples
MB90092
2. Character Sizes
Five different character sizes are available: standard, double width, double height, double width x double height, and double height x quadruple width. The character size can be specified for only the main screen. The sub-screen can display only the standard size of characters. Figure 6 shows character configuration examples of each character size. (1) Standard character size 24 dots (2) Double width character size 48 dots
32 dots
32 dots (4) Double width x double height character size 48 dots
(3) Double height character size 24 dots
64 dots
64 dots
(5) Double height x quadruple width character size 96 dots
64 dots
Note: The number of horizontal dots is based on the normal character dot as a unit dot. One dot for graphic characters is equivalent to three horizontal dots for normal characters. Figure 6 Zoom-in display function
2. Zoom-in display function
The zoom-in display function displays each character on the main screen using 48 vertical dots by vertically doubling only the upper 24 dots of font data which is 32 dots in height. Characters enlarged by the zoom-in function can be further enlarged by separately specifying the desired character size.
45
MB90092
s CHARACTER DISPLAY FUNCTIONS
The character display functions available in the normal character display mode of the MB90092 include: "pattern background display" for displaying arbitrarily shaped patterns around character dots, "solid-fill background display" for filling the entire character cell made up of 24 x 32 dots with a background color, "shaded background display" for adding 3D shading to the perimeter of the solid-fill background, and "blink display" for blinking. The MB90092 also provides "kanji font display" functions for framing and boldfacing of kanji fonts (such as the kanji ROM font) for easier viewing.
s GRAPHIC CHARACTER DISPLAY FUNCTIONS
The MB90092 can display graphic characters as well as normal characters. Graphic characters consist of 8 x 32 dots each of which can be displayed in the color selected from among eight different colors. Color display information is included in font data. The character size is the same as that of normal characters. (One dot for graphic characters is equivalent to three dots for normal characters.) Graphic character display has the following features: * Dot configuration * Main screen display * Display control * * * * : 8 x 32 dots (horizontal x vertical)
: Normal and graphic characters selected for each character can be displayed at the same time. (Mixed display enabled only in extended graphics mode) Display character color : 8 colors (for each dot) x 4 phases (for each character) or 8 gradient colors (color or monochrome specified for the entire screen) Sub-screen display Display control : Normal and graphic characters selected for each line can be displayed at the same time. (Mixed display enabled only in extended graphics mode) Display character color : 8 colors (for each dot) x 4 phases (for each line) or 8 gradient colors (color or monochrome specified for the entire screen)
Note: Do not specify graphic display for those characters in the kanji font area. Otherwise, they cannot be displayed correctly.
46
MB90092
s ORDERING INFORMATION
Part number MB90092PF Package 64-pin, plastic QFP (QFP-80P-M06) Remarks
47
MB90092
s PACKAGE DIMENSION
80-pin Plastic QFP (FPT-80P-M06)
23.900.40(.941.016)
64 65
20.000.20(.787.008)
41 40
3.35(.132)MAX (Mounting height) 0.05(.002)MIN (STAND OFF)
14.000.20 (.551.008)
INDEX
80 25
17.900.40 (.705.016)
12.00(.472) REF
16.300.40 (.642.016)
"A" LEAD No.
1 24
0.80(.0315)TYP
0.350.10 (.014.004)
0.16(.006)
M
0.150.05(.006.002)
Details of "A" part 0.25(.010) "B" 0.10(.004) 18.40(.724)REF 22.300.40(.878.016) 0.30(.012) 0.18(.007)MAX 0.58(.023)MAX
Details of "B" part
0 10 0.800.20 (.031.008)
C
1994 FUJITSU LIMITED F80010S-3C-2
Dimensions in mm (inches)
48
MB90092
FUJITSU LIMITED
For further information please contact:
Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329 North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045 Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122 Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.
F9707 (c) FUJITSU LIMITED Printed in Japan
49


▲Up To Search▲   

 
Price & Availability of MB90092

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X